View VND5E050J-E09_3179055.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

july 2009 doc id 14472 rev 3 1/40 1 vnd5e050j-e vnd5e050k-e double channel high side driv er for automotive applications features general ? inrush current active management by power limitation ? very low standby current ? 3.0v cmos compatible inputs ? optimized electromagnetic emissions ? very low electromag netic susceptibility ? in compliance with the 2002/95/ec european directive diagnostic functions ? open drain status output ? on-state open-load detection ? off-state open-load detection ? output short to vcc detection ? overload and short to ground (power limitation) indication ? thermal shutdown indication protections ? undervoltage shutdown ? overvoltage clamp ? load current limitation ? self limiting of fast thermal transients ? protection against loss of ground and loss of v cc ? over temperature shutdown with auto restart (thermal shutdown) ? reverse battery protected (see figure 32 ) ? electrostatic discharge protection applications all types of resistive, inductive and capacitive loads description the vnd5e050j-e and vnd5e050k-e are double channel high-side drivers manufactured in the st proprietary vipower m0-5 technology and housed in the tiny powersso-12 and powersso-24 packages. the vnd5e050j-e and vnd5e050k-e are designed to drive automotive grounded loads delivering protection, diagnostics and easy 3v and 5v cmos-compatible interface with any microcontroller. the devices integrate advanced protective functions such as load cu rrent limitatio n, inrush and overload active management by power limitation, over temp erature shut-off with auto-restart and over-voltage active clamp. a dedicated active low digital status pin is associated with every output channel in order to provide enhanced diagnostic functions including fast detection of overload and short-circuit to ground, over temperature indication, short-circuit to v cc diagnosis and on & off-state open-load detection. the diagnostic feedback of the whole device can be disabled by pulling th e stat_dis pin up, thus allowing wired-oring with other similar devices. max supply voltage v cc 41v operating voltage range v cc 4.5 to 28v max on-state resistance (per ch.) r on 50 m current limitation (typ) i limh 27 a off-state supply current i s 2 a (1) 1. typical value with all loads connected. powersso-24 powersso-12 www.st.com
contents vnd5e050k-e 2/40 doc id 14472 rev 3 contents 1 block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.2 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.3 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.4 waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 2.5 electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 3 application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 3.1 gnd protection network against reverse battery . . . . . . . . . . . . . . . . . . . 22 3.1.1 solution 1: resistor in the ground line (rgnd only) . . . . . . . . . . . . . . . . 22 3.1.2 solution 2: diode (dgnd) in the ground line . . . . . . . . . . . . . . . . . . . . . 23 3.2 load dump protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 3.3 mcu i/os protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 3.4 open-load detection in off-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 3.5 maximum demagnetization energy (vcc = 13.5v) . . . . . . . . . . . . . . . . . 25 4 package and pcb thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 4.1 powersso-12 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 4.2 powersso-24 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5 package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 5.1 ecopack ? packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 5.2 powersso-12 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 5.3 powersso-24 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 5.4 powersso-12 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 5.5 powersso-24 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 6 order codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 7 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
vnd5e050k-e list of tables doc id 14472 rev 3 3/40 list of tables table 1. pin function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 table 2. suggested connections for unused and not connected pins . . . . . . . . . . . . . . . . . . . . . . . . 6 table 3. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 table 4. thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 5. power section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 6. switching (vcc = 13v; tj = 25c) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 7. status pin (v sd =0v) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 8. protections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 9. openload detection (8v list of figures vnd5e050k-e 4/40 doc id 14472 rev 3 list of figures figure 1. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 2. configuration diagram (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 3. current and voltage conventions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 4. status timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 5. output voltage drop limitation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 6. switching characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 figure 7. normal operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 8. undervoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 9. overload or short to gnd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 10. intermittent overload . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 11. open-load with external pull-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 12. open-load without external pull-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 13. short to v cc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 14. t j evolution in overload or short to gnd . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 15. off-state output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 16. high level input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 17. input clamp voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 18. input high level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 19. input low level . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 20. low level stat_dis current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 21. on-state resistance vs t case . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 22. high level stat_dis current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 23. on-state resistance vs v cc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 24. low level input current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 25. i lim vs t case . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 26. turn-on voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 27. undervoltage shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 28. turn-off voltage slope . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 29. stat_dis clamp voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 30. high level stat_dis voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 31. low level stat_dis voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 32. application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 33. open-load detection in off-state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 34. maximum turn-off current versus inductance (for each channel) . . . . . . . . . . . . . . . . . . . . 25 figure 35. powersso-12 pc board. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 figure 36. rthj-amb vs. pcb copper area in open box free air condition (one channel on) . . . . . . . . 26 figure 37. powersso-12 thermal impedance junction ambient single pulse (one channel on) . . . . . 27 figure 38. thermal fitting model of a double channel hsd in powersso-12 . . . . . . . . . . . . . . . . . . 27 figure 39. powersso-24 pc board. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 figure 40. rthj-amb vs. pcb copper area in open box free air condition (one channel on) . . . . . . . . 29 figure 41. powersso-24 thermal impedance junction ambient single pulse (one channel on) . . . . . 30 figure 42. thermal fitting model of a double channel hsd in powersso-24 . . . . . . . . . . . . . . . . . . . 30 figure 43. powersso-12 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 figure 44. powersso-24 package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 45. powersso-12 tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 figure 46. powersso-12 tape and reel shipment (suffix ?tr?) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 figure 47. powerss0-24 tube shipment (no suffix) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 figure 48. powersso-24 tape and reel shipment (suffix ?tr?) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
vnd5e050k-e block diagram and pin description doc id 14472 rev 3 5/40 1 block diagram and pin description figure 1. block diagram table 1. pin function name function v cc battery connection. outputn power output. gnd ground connection. must be reverse battery protected by an external diode/resistor network. inputn voltage controlled input pin with hysteres is, cmos compatible. controls output switch state. statusn open drain digital diagnostic pin. stat_dis active high cmos compatible pin, to disable the status pin. v cc ch 1 control & diagnostic 1 logic driver v on limitation current limitation power clamp off state open load over temp. undervoltage ch 2 overload protection (active power limitation) in1 in2 st1 st2 st_ dis gnd out2 out1 signal clamp control & diagnostic channels 2 on state open load
block diagram and pin description vnd5e050k-e 6/40 doc id 14472 rev 3 figure 2. configurati on diagram (top view) table 2. suggested connections for unused and not connected pins connection / pin status n.c. output input stat_dis floating x x x x x to ground not allowed x not allowed through 10k resistor through 10k resistor powersso-12 powersso-24 input1 status1 gnd. v cc n.c. stat_dis n.c. v cc status2 n.c. n.c. input2 output1 output1 output1 output1 output1 output1 output2 output2 output2 output2 output2 output2 tab = v cc tab = v cc v cc output 1 output 2 output 2 v cc output 1 12 11 10 9 8 7 1 2 3 4 5 6 input 2 gnd input 1 status 1 stat_dis status 2
vnd5e050k-e electrical specifications doc id 14472 rev 3 7/40 2 electrical specifications figure 3. current and voltage conventions note: v fn = v outn - v cc during reverse battery condition. 2.1 absolute maximum ratings stressing the device above the rating listed in the ?absolute maximum ratings? table may cause permanent damage to the device. these are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implie d. exposure to the conditions in table below for extended periods may affect device reliability. refer al so to the stmicroelectronics sure program and other relevant quality document. i gnd v cc gnd outputn stat_dis i sd inputn i inn v sd v inn i outn v outn statusn i statn v statn v cc i s v fn table 3. absolute maximum ratings symbol parameter value unit v cc dc supply voltage 41 v - v cc reverse dc supply voltage 0.3 v - i gnd dc reverse ground pin current 200 ma i out dc output current internally limited a - i out reverse dc output current 15 a i in dc input current +10 / -1 ma i stat dc status current +10 / -1 ma i stat_dis dc status disable current +10 / -1 ma e max maximum switching energy (l=3 mh; r l =0 ; v bat =13.5v; t jstart =150oc; i out = i liml (typ.)) 104 mj
electrical specifications vnd5e050k-e 8/40 doc id 14472 rev 3 2.2 thermal data v esd electrostatic discharge (human body model: r=1.5k ; c=100pf) ? input ? status ?stat_dis ? output ?v cc 4000 4000 4000 5000 5000 v v v v v v esd charge device model (cdm-aec-q100-011) 750 v t j junction operating temperature -40 to 150 c t stg storage temperature - 55 to 150 c table 3. absolute maximum ratings (continued) symbol parameter value unit table 4. thermal data symbol parameter value unit powersso-12 powersso-24 r thj-case thermal resistance junction-case (max.) (with one channel on) 2.8 2.8 c/w r thj-amb thermal resistance junction-ambient (max.) see figure 36 see figure 40 c/w
vnd5e050k-e electrical specifications doc id 14472 rev 3 9/40 2.3 electrical characteristics values specified in th is section are for 8 v electrical specifications vnd5e050k-e 10/40 doc id 14472 rev 3 table 7. status pin (v sd =0v) symbol parameter test conditions min. typ. max unit v stat status low output voltage i stat =1.6 ma, v sd =0v 0.5 v i lstat status leakage current normal operation or v sd =5v, v stat = 5v 10 a c stat status pin input capacitance normal operation or v sd =5v, v stat = 5v 100 pf v scl status clamp voltage i stat = 1ma i stat = -1ma 5.5 -0.7 7v v table 8. protections (1) 1. to ensure long term reliability under heavy overload or s hort circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. if the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles. symbol parameter test cond itions min. typ. max. unit i limh dc short circuit current v cc =13v;5vt tsd (see figure 4 )20s v demag turn-off output voltage clamp i out =2a; v in =0; l=6mh v cc -41 v cc -46 v cc -52 v v on output voltage drop limitation i out =0.1a; t j = -40c...+150c (see figure 5 ) 25 mv table 9. openload detection (8v vnd5e050k-e electrical specifications doc id 14472 rev 3 11/40 t pol delay between input falling edge and status rising edge in open-load condition i out = 0a (see figure 4 ) 200 500 1200 s v ol openload off-state voltage detection threshold v in = 0v; 2 4 v t dstkon output short circuit to v cc detection delay at turn-off see figure 4 180 t pol s i l(off2) off-state output current (1) v in = 0v; v out = 4v (see section 3.4: open-load detection in off-state ) -75 0 a td_vol delay response from output rising edge to status falling edge in open-load v in = 0v; v out = 4v 20 s 1. for each channel. table 10. logic input symbol parameter test conditions min. typ. max. unit v il input low level 0.9 v i il low level input current v in =0.9 v 1 a v ih input high level 2.1 v i ih high level input current v in = 2.1 v 10 a v i(hyst) input hysteresis voltage 0.25 v v icl input clamp voltage i in = 1ma i in = -1ma 5.5 -0.7 7v v v sdl stat_dis low level voltage 0.9 v i sdl low level stat_dis current v sd = 0.9 v 1 a v sdh stat_dis high level voltage 2.1 v i sdh high level stat_dis current v sd = 2.1 v 10 a v sd(hyst) stat_dis hysteresis voltage 0.25 v v sdcl stat_dis clamp voltage i sd =1ma i sd =-1ma 5.5 -0.7 7v v table 9. openload detection (8v electrical specifications vnd5e050k-e 12/40 doc id 14472 rev 3 figure 4. status timings figure 5. output voltage drop limitation v in v stat t pol open load status timing (without external pull-up) i out < i ol v out < v ol t dol(on) v in v stat open load status timing (with external pull-up) i out < i ol v out > v ol t dol(on) v in v stat over temp status timing t sdl t sdl t j > t tsd v in v stat t dstkon output stuck to v cc i out > i ol v out > v ol t dol(on) v on i out v cc -v out t j =150 o c t j =25 o c t j =-40 o c v on /r on(t)
vnd5e050k-e electrical specifications doc id 14472 rev 3 13/40 figure 6. switching characteristics table 11. truth table conditions input output sense (v csd =0v) (1) 1. if the v csd is high, the sense output is at a high impedance, its potential depends on leakage currents and external circuit. normal operation l h l h h h over temperature l h l l h l undervoltage l h l l x x overload and short circuit to gnd h h x (no power limitation) cycling (power limitation) h l output voltage > v ol l h h h l (2) h 2. the status pin is low with a delay equal to t dstkon after input falling edge. output current < i ol l h l h h (3) l 3. the status pin becomes hi gh with a delay equal to t pol after input falling edge. v out dv out /dt (on) t r 80% 10% t f dv out /dt (off) t d(off) t d(on) input t t 90%
electrical specifications vnd5e050k-e 14/40 doc id 14472 rev 3 table 12. electrical transient requirements (part 1/3) iso 7637-2: 2004(e) test pulse test levels number of pulses or test times burst cycle/pulse repetition time delays and impedance iii iv 1 -75v -100v 5000 pulses 0.5 s 5 s 2 ms, 10 2a +37v +50v 5000 pulses 0.2 s 5 s 50 s, 2 3a -100v -150v 1h 90 ms 100 ms 0.1 s, 50 3b +75v +100v 1h 90 ms 100 ms 0.1 s, 50 4 -6v -7v 1 pulse 100 ms, 0.01 5b (1) 1. valid in case of external load dump clamp: 40v maximum referred to ground. +65v +87v 1 pulse 400 ms, 2 table 13. electrical transient requirements (part 2/3) iso 7637-2: 2004(e) test pulse test level results (1) 1. the above test levels must be considered referred to v cc = 13.5v except for pulse 5b. iii iv 1c c 2a c c 3a c c 3b c c 4c c 5b (2) 2. valid in case of external load dump clamp: 40v maximum referred to ground. cc table 14. electrical transient requirements (part 3/3) class contents c all functions of the device are performed as designed after exposure to disturbance. e one or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.
vnd5e050k-e electrical specifications doc id 14472 rev 3 15/40 2.4 waveforms figure 7. normal operation figure 8. undervoltage shutdown i out v status v st_dis input nominal load nominal load normal operation i out v status v st_dis input v cc v usd v usdhyst undefined undervoltage shut-down
electrical specifications vnd5e050k-e 16/40 doc id 14472 rev 3 figure 9. overload or short to gnd figure 10. intermittent overload power limitation i limh > i liml > i out v status v st_dis input thermal cycling overload or short to gnd i out v status v st_dis input i limh > nominal load intermittent overload i liml > overload
vnd5e050k-e electrical specifications doc id 14472 rev 3 17/40 figure 11. open-load with external pull-up figure 12. open-load without external pull-up v pu > v ol t dol(on) open load with external pull-up v ol i out v status v st_dis input v out t dol(on) i ol t pol open load without external pull-up i out < i ol i out v status v st_dis input v out
electrical specifications vnd5e050k-e 18/40 doc id 14472 rev 3 figure 13. short to v cc figure 14. t j evolution in overload or short to gnd v out > v ol t dstk(on) i out > i ol i out < i ol v out > v ol t dol(on) resistive short to v cc hard short to v cc short to v cc i out v status v st_dis input v out v ol i ol t tsd t r t j evolution in overload or short to gnd i limh > < i liml t j_start t hyst power limitation self-limitation of fast thermal transients input i out t j
vnd5e050k-e electrical specifications doc id 14472 rev 3 19/40 2.5 electrical char acteristics curves figure 15. off-state output current figure 16. high level input current figure 17. input clamp voltage figure 18. input high level figure 19. input low level figure 20. low level stat_dis current -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 100 200 300 400 500 600 700 iloff (na) off state vcc=13v vin=vout=0v -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,5 1 1,5 2 2,5 3 3,5 4 4,5 5 iih (a) vin=2.1v -50 -25 0 25 50 75 100 125 150 175 tc (c) 5 5,2 5,4 5,6 5,8 6 6,2 6,4 6,6 6,8 7 vicl (v) lin=1ma -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,5 1 1,5 2 2,5 3 3,5 4 vih (v) -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,2 0,4 0,6 0,8 1 1,2 1,4 1,6 1,8 2 vil (v) -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,5 1 1,5 2 2,5 3 3,5 4 4,5 5 isdl (a) vsd= 0.9v
electrical specifications vnd5e050k-e 20/40 doc id 14472 rev 3 figure 21. on-state resistance vs t case figure 22. high level stat_dis current figure 23. on-state resistance vs v cc figure 24. low level input current figure 25. i lim vs t case figure 26. turn-on voltage slope -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 50 100 150 200 250 300 ron (mohm) iout= 2a vcc=13v -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,5 1 1,5 2 2,5 3 3,5 4 4,5 5 isdh (a) vsd= 2.1v 0 5 10 15 20 25 30 35 40 tc (c) 0 20 40 60 80 100 ron (mohm) tc=-40c tc=25c tc=125c tc=150c -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,5 1 1,5 2 2,5 3 3,5 4 4,5 5 iil (a) vin=0.9v -50 -25 0 25 50 75 100 125 150 tc (c) 10 15 20 25 30 35 40 ilimh (a) vcc=13v -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 100 200 300 400 500 600 700 800 900 1000 (dvout/dt )on (v/ms) vcc=13v ri=6.5 ohm
vnd5e050k-e electrical specifications doc id 14472 rev 3 21/40 figure 27. undervoltage shutdown figure 28. turn-off voltage slope figure 29. stat_dis clamp voltage figure 30. high level stat_dis voltage figure 31. low level stat_dis voltage -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 1 2 3 4 5 6 7 8 vusd (v) -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 50 100 150 200 250 300 350 400 450 500 550 600 (dvout/dt )off (v/ms) vcc=13v ri= 6.5 ohm -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 1 2 3 4 5 6 7 8 9 10 vsdcl(v) isd = 1 ma -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,5 1 1,5 2 2,5 3 3,5 4 vsdh(v) -50 -25 0 25 50 75 100 125 150 175 tc (c) 0 0,5 1 1,5 2 2,5 3 vsdl(v)
application information vnd5e050k-e 22/40 doc id 14472 rev 3 3 application information figure 32. application schematic note: channel 2 has the same internal circuit as channel 1. 3.1 gnd protection network against reverse battery 3.1.1 solution 1: resist or in the ground line (r gnd only) this can be used with any type of load. the following is an indication on how to dimension the r gnd resistor. 1. r gnd 600mv / (i s(on)max ). 2. r gnd (? v cc ) / (-i gnd ) where -i gnd is the dc reverse ground pin current and can be found in the absolute maximum rating section of the device datasheet. power dissipation in r gnd (when v cc <0: during reverse battery situations) is: p d = (-v cc ) 2 /r gnd this resistor can be shared amongst several different hsds. please note that the value of this resistor should be calculated with formula (1) where i s(on)max becomes the sum of the maximum on-state currents of the different devices. please note that if the microprocessor ground is not shared by the device ground then the r gnd will produce a shift (i s(on)max * r gnd ) in the input thresholds and the status output values. this shift will vary depending on how ma ny devices are on in the case of several high side drivers sharing the same r gnd . v cc gnd output d gnd r gnd d ld c +5v v gnd stat_dis input r prot r prot r prot +5v status
vnd5e050k-e application information doc id 14472 rev 3 23/40 if the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then st suggests to utilize solution 2 (see below). 3.1.2 solution 2: diode (d gnd ) in the ground line a resistor (r gnd =1k ) should be inserted in parallel to d gnd if the device drives an inductive load. this small signal diode can be safely shared amongst several different hsds. also in this case, the presence of the grou nd network will produce a shift ( 600mv) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. this shift will not vary if more than one hsd shares t he same diode/resistor network. 3.2 load dump protection d ld is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the v cc max dc rating. the same applies if the device is subject to transients on the v cc line that are greater than the ones shown in the iso 7637-2: 2004(e) table. 3.3 mcu i/os protection if a ground protection network is used and negative transient are present on the v cc line, the control pins will be pulled negative. st suggests to insert a resistor (r prot ) in line to prevent the c i/os pins to latch-up. the value of these resistors is a compromise between the leakage current of c and the current required by the hsd i/o s (input levels compatibility) with the latch-up limit of c i/os. -v ccpeak /i latchup r prot (v oh c -v ih -v gnd ) / i ihmax calculation example: for v ccpeak = - 100v and i latchup 20ma; v oh c 4.5v 5k r prot 180k . recommended values: r prot =10k .
application information vnd5e050k-e 24/40 doc id 14472 rev 3 3.4 open-load detecti on in off-state off-state open-load detection requires an external pull-up resistor (r pu ) connected between output pin and a positive supply voltage (v pu ) like the +5v line used to supply the microprocessor. the external resistor has to be selected according to the following requirements: 1. no false open-load indication when load is connected: in this case we have to avoid v out to be higher than v olmin ; this results in the following condition v out =(v pu /(r l +r pu ))r l vnd5e050k-e application information doc id 14472 rev 3 25/40 3.5 maximum demagnetization energy (v cc = 13.5v) figure 34. maximum turn-off current versus inductance (for each channel) note: values are generated with r l =0 . in case of repetitive pulses, t jstart (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves a and b. 1 10 100 0,1 1 10 100 l (mh) i (a) c: t jstart = 125c repetitive pulse a: t jstart = 150c single pulse b: t jstart = 100c repetitive pulse demagnetization demagnetization demagnetization t v in , i l a b c
package and pcb thermal data vnd5e050k-e 26/40 doc id 14472 rev 3 4 package and pcb thermal data 4.1 powersso-12 thermal data figure 35. powersso-12 pc board note: layout condition of r th and z th measurements (pcb: double layer, thermal vias, fr4 area= 77mm x 86mm,pcb thickness=1.6mm, cu thickness=70 m (front and back side), copper areas: from minimum pad lay-out to 8cm 2 ). figure 36. r thj-amb vs. pcb copper area in open box free air condition (one channel on) 30 35 40 45 50 55 60 65 70 0246810 rthj_amb(c/ w) pcb cu heatsink area (cm^ 2)
vnd5e050k-e package and pcb thermal data doc id 14472 rev 3 27/40 figure 37. powersso-12 thermal impedan ce junction ambient single pulse (one channel on) equation 1: pulse calculation formula where = t p /t figure 38. thermal fitting model of a double channel hsd in powersso-12 (a) a. the fitting model is a simplified thermal tool and is valid for trans ient evolutions where the embedded protections (power limitation or thermal cycling during ther mal shutdown) are not triggered. 0,1 1 10 100 0,0001 0,001 0,01 0,1 1 10 100 1000 time ( s) zth (c/ w) footprint 8 cm 2 2 cm 2 z th r th z thtp 1 ? () + ? =
package and pcb thermal data vnd5e050k-e 28/40 doc id 14472 rev 3 table 15. powersso-12 thermal parameters area/island (cm 2 )footprint28 r1= r7 (c/w) 0.7 r2= r8 (c/w) 2.8 r3 (c/w) 4 r4 (c/w) 8 8 7 r5 (c/w) 22 15 10 r6 (c/w) 26 20 15 c1= c7 (w.s/c) 0.001 c2= c8 (w.s/c) 0.0025 c3 (w.s/c) 0.05 c4 (w.s/c) 0.2 0.1 0.1 c5 (w.s/c) 0.27 0.8 1 c6 (w.s/c) 3 6 9
vnd5e050k-e package and pcb thermal data doc id 14472 rev 3 29/40 4.2 powersso-24 thermal data figure 39. powersso-24 pc board note: layout condition of r th and z th measurements (pcb: double layer, thermal vias, fr4 area= 77mm x 86mm, pcb thickness=1.6mm, cu thickness=70m (front and back side), copper areas: from minimum pad lay-out to 8cm 2 ). figure 40. r thj-amb vs. pcb copper area in open box free air condition (one channel on) 30 35 40 45 50 55 0246810 rthj_amb(c/w) pcb cu heatsink area (cm^2)
package and pcb thermal data vnd5e050k-e 30/40 doc id 14472 rev 3 figure 41. powersso-24 thermal impedan ce junction ambient single pulse (one channel on) equation 2: pulse calculation formula where = t p /t figure 42. thermal fitting model of a double channel hsd in powersso-24 (b) b. the fitting model is a simplified thermal tool and is valid for trans ient evolutions where the embedded protections (power limitation or thermal cycling during ther mal shutdown) are not triggered. z th r th z thtp 1 ? () + ? =
vnd5e050k-e package and pcb thermal data doc id 14472 rev 3 31/40 table 16. powersso-24 thermal parameters area/island (cm 2 )footprint28 r1=r7 (c/w) 0.4 r2=r8 (c/w) 2 r3 (c/w) 6 r4 (c/w) 7.7 r5 (c/w) 9 9 8 r6 (c/w) 28 17 10 c1=c7 (w.s/c) 0.001 c2=c8 (w.s/c) 0.0022 c3 (w.s/c) 0.025 c4 (w.s/c) 0.75 c5 (w.s/c) 1 4 9 c6 (w.s/c) 2.2 5 17
package and packing information vnd5e050k-e 32/40 doc id 14472 rev 3 5 package and packing information 5.1 ecopack ? packages in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack ? is an st trademark. 5.2 powersso-12 pa ckage information figure 43. powersso-12 package dimensions
vnd5e050k-e package and packing information doc id 14472 rev 3 33/40 table 17. powersso-12 mechanical data symbol millimeters min. typ. max. a 1.25 1.62 a1 0 0.1 a2 1.10 1.65 b 0.23 0.41 c 0.19 0.25 d4.8 5.0 e3.8 4.0 e0.8 h5.8 6.2 h 0.25 0.5 l 0.4 1.27 k0 8 x1.9 2.5 y3.6 4.2 ddd 0.1
package and packing information vnd5e050k-e 34/40 doc id 14472 rev 3 5.3 powersso-24 pa ckage information figure 44. powersso-24 package dimensions
vnd5e050k-e package and packing information doc id 14472 rev 3 35/40 table 18. powersso-24? mechanical data symbol millimeters min typ max a 2.45 a2 2.15 2.35 a1 0 0.1 b0.33 0.51 c0.23 0.32 d 10.10 10.50 e7.4 7.6 e0.8 e3 8.8 f2.3 g 0.1 h 10.1 10.5 h 0.4 k0 8 l0.55 0.85 o1.2 q0.8 s2.9 t3.65 u1.0 n 10 x4.1 4.7 y6.5 7.1
package and packing information vnd5e050k-e 36/40 doc id 14472 rev 3 5.4 powersso-12 packing information figure 45. powersso-12 tube shipment (no suffix) figure 46. powersso-12 tape and reel shipment (suffix ?tr?) all dimensions are in mm. base q.ty 100 bulk q.ty 2000 tube length ( 0.5) 532 a1.85 b6.75 c ( 0.1) 0.6 a c b base q.ty 2500 bulk q.ty 2500 a (max) 330 b (min) 1.5 c ( 0.2) 13 f 20.2 g (+ 2 / -0) 12.4 n (min) 60 t (max) 18.4 reel dimensions tape dimensions according to electronic industries association (eia) standard 481 rev. a, feb. 1986 all dimensions are in mm. tape width w 12 tape hole spacing p0 ( 0.1) 4 component spacing p 8 hole diameter d ( 0.05) 1.5 hole diameter d1 (min) 1.5 hole position f ( 0.1) 5.5 compartment depth k (max) 4.5 hole spacing p1 ( 0.1) 2 top cover tape end start no components no components components 500mm min 500mm min empty components pockets saled with cover tape. user direction of feed
vnd5e050k-e package and packing information doc id 14472 rev 3 37/40 5.5 powersso-24 packing information figure 47. powerss0-24 tube shipment (no suffix) figure 48. powersso-24 tape and reel shipment (suffix ?tr?) all dimensions are in mm. base qty 49 bulk qty 1225 tube length (0.5) 532 a 3.5 b 13.8 c (0.1) 0.6 a c b base qty 1000 bulk qty 1000 a (max) 330 b (min) 1.5 c ( 0.2) 13 f 20.2 g (+2 / -0) 24.4 n (min) 100 t (max) 30.4 reel dimensions tape dimensions according to electronic industries association (eia) standard 481 rev. a, feb. 1986 all dimensions are in mm. tape width w 24 tape hole spacing p0 ( 0.1) 4 component spacing p 12 hole diameter d ( 0.05) 1.55 hole diameter d1 (min) 1.5 hole position f ( 0.1) 11.5 compartment depth k (max) 2.85 hole spacing p1 ( 0.1) 2 top cover tape end start no components no components components 500mm min 500mm min empty components pockets sealed with cover tape. user direction of feed
order codes vnd5e050k-e 38/40 doc id 14472 rev 3 6 order codes table 19. device summary package order codes tube tape and reel powersso-12 vnd5e050j-e vnd5e050jtr-e powersso-24 vnd5e050k-e vnd5e050ktr-e
vnd5e050k-e revision history doc id 14472 rev 3 39/40 7 revision history table 20. document revision history date revision changes 04-feb-2008 1 initial release. 19-jun-2009 2 table 18: powersso-24? mechanical data : ? deleted a (min) value ? changed a (max) value from 2.47 to 2.45 ? changed a2 (max) value from 2.40 to 2.35 ? changed a1 (max) value from 0.075 to 0.1 ? added f row ? updated k row 22-jul-2009 3 updated figure 44: powersso-24 package dimensions . updated table 18: powersso-24? mechanical data : ? deleted g1 row ? added o, q, s, t and u rows
vnd5e050k-e 40/40 doc id 14472 rev 3 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in military , air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2009 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of VND5E050J-E09

	To Download VND5E050J-E09 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .